


Provide a first integrated circuit with 8 vertically stacked layers of memory cells and a second 100 integrated circuit with 4 vertically stacked layers of memory cells. Supply a first circuit identification signal with the first IC when a sensed signal indicates electrical 102 continuity between a voltage source above the 8 stacked layers and a sensing contact below the 8 stacked layers. Supply a second circuit identification signal with the second IC when a sensed signal indicates no 104 electrical continuity between a voltage source above the 4 stacked layers and a sensing contact below the

4 stacked layers.



X3P	X5P	х7Р	X9P	51	sø
1	0	0	0	0	0
×	1	0	0	0	1
×	X	1	0	1	0
×	×	×	1	1	1